

WHAT IS CLAIMED IS:

- 1 1. A semiconductor transistor comprising:
 - 2 a gate having a sidewall portion and a top portion, said gate structure formed on a
 - 3 substrate;
 - 4 a dielectric spacer formed over the substrate, said dielectric spacer forming an L-
 - 5 shape comprising a vertical portion parallel to the sidewall portion, and a
 - 6 horizontal portion approximately orthogonal to the sidewall portion of the
 - 7 gate structure;
 - 8 a first source/drain region in the substrate, wherein the first source/drain region
 - 9 formed underneath the horizontal portion of the L-shaped dielectric spacer
 - 10 the first source/drain region having a first average depth; and
 - 11 a second source/drain region in the substrate, wherein the second source/drain
 - 12 region is immediately adjacent to the first source/drain region , the second
 - 13 source/drain region having a second average depth greater than the first
 - 14 average depth.
- 1 2. The semiconductor transistor of Item 1 wherein said L-shaped dielectric spacer is a
- 2 nitride.
- 1 3. The semiconductor transistor of Item 1, wherein said vertical and horizontal portions of
- 2 L-shaped dielectric spacers have a bulging profile in which the horizontal portion of
- 3 the L-shaped dielectric spacers have a bulging profile which varies gradually in
- 4 thickness from a maximum thickness immediately adjacent the vertical portion of the
- 5 L-shaped dielectric spacer to a portion of the L-shaped spacer furthest from the
- 6 vertical-portion of the L-shaped dielectric spacer, wherein the horizontal portion varies
- 7 gradually to provide for an average thickness of the L-shaped portion that is, 50 to 85
- 8 percent of the maximum thickness.

1458.TT4962

1 4. The semiconductor transistor of Item 1 wherein the first source/drain region and the
2 second source/drain region are of a common conductivity type.

1 5. The semiconductor transistor of Item 4, wherein the first conductivity type is selected
2 from a group of P-type conductivity and an N-type conductivity.

1

- 1 6. A method of fabricating a semiconductor transistor comprising the steps of:
2 providing a gate structure having a sidewall portion and a top portion, said gate
3 structure formed on a substrate;
4 forming a dielectric spacer formed over the substrate, said dielectric spacer forming
5 an L-shape comprising a vertical portion parallel to the sidewall portion,
6 and a horizontal portion approximately orthogonal to the sidewall portion of
7 the gate structure;
8 forming a first source/drain region in the substrate using an implant species,
9 wherein the first source/drain region formed underneath the horizontal
10 portion of the L-shaped dielectric spacer; and
11 forming a second source/drain region in the substrate using the implant species,
12 wherein the second source/drain region is immediately adjacent the first
13 source/drain region and has a depth greater than a depth of the first
14 source/drain region..
- 1 7. The method of Item 6, further including a step of forming a liner oxide over said gate
2 structure prior to the step of forming the dielectric spacer.
- 1 8. The method of Item 6, wherein the implant species for P-type conductivity is selected
2 from a group including boron, indium, and boron difluoride.
- 1 9. The method of Item 6, wherein an ion implantation energy for a boron implant is in the
2 range from approximately 5 keV to 15 keV and ion dose is in the range from about
3 $1 \times 10^{13}/\text{cm}^2$ to $1 \times 10^{15}/\text{cm}^2$.
- 1 10. The method of Item 6, wherein the implant species for N-type conductivity is selected
2 from a group including arsenic, phosphorus, and antimony.

- 1 11. The method of Item 6, wherein the ion implantation energy for an arsenic implant in
2 the range of from about 10 keV to about 100 keV and ion dose is in the range from
3 about $1e13/cm^2$ to $1e15/cm^2$.
- 1 12. The method of Item 6 wherein said L-shaped dielectric spacer is a nitride.
- 1 13. The method of Item 6 wherein the length of the horizontal portion of the L-shaped
2 dielectric spacer ranges from about 200 Angstroms to about 500 angstroms.

- 1 14. A method of fabricating a semiconductor transistor comprising the steps of:
- 2 forming a source/drain extension having an average extension depth
- 3 forming a first portion of a source/drain region having a first average depth and a
- 4 first length;
- 5 forming a second portion of the source/drain region simultaneously in time with the
- 6 first portion, wherein the second portion has a second average depth and a
- 7 second length, wherein the second average depth is greater than the first
- 8 average depth, and the first average depth is greater than the average
- 9 extension depth.